Statistical SPICE parameter extraction for an n-well CMOS process by Hildreth, Scott
Rochester Institute of Technology
RIT Scholar Works
Theses Thesis/Dissertation Collections
8-1-1995
Statistical SPICE parameter extraction for an n-well
CMOS process
Scott Hildreth
Follow this and additional works at: http://scholarworks.rit.edu/theses
This Thesis is brought to you for free and open access by the Thesis/Dissertation Collections at RIT Scholar Works. It has been accepted for inclusion
in Theses by an authorized administrator of RIT Scholar Works. For more information, please contact ritscholarworks@rit.edu.
Recommended Citation
Hildreth, Scott, "Statistical SPICE parameter extraction for an n-well CMOS process" (1995). Thesis. Rochester Institute of
Technology. Accessed from
Statistical SPICE Parameter Extraction
for an N-Well CMOS Process
By
Scott A. Hildreth
A Thesis Submitted in Partial
Fulfillment of the Requirements
for the Degree of
Masters of Science
in
Computer Engineering
Rochester Institute of Technology
Approved by
Principal Faculty Advisor: Dr. Robert Pearson
Faculty Advisor: Prof. George Brown
Faculty Advisor: Dr. Renan Turkrnan
Computer Engineering Department Head: Dr. Roy Czernikowski
Department of Computer Engineering
College of Engineering
Rochester Institute of Technology
Rochester, New York
August, 1995
Release Information
TITLE:
Statistical SPICE Parameter Extraction for an N-Well CMOS Process
I, Scott A. Hildreth, hereby grant pennission to the Wallace Memorial Library of RIT
to reproduce my thesis in whole or in part.
Signature: _
ii
Acknowledgments
Special Thanks To
Dr. Robert Pearson, Prof. George Brown, Dr. Renan Turkman,
Dr. Roy Czemikowski, Dr. Lynn Fuller,
Jill Greenberg, my parents David & Beth,
Fab Technicians & Maintenance Staff: Scott, Paul, Tom.
Trademarks & Copyrights
This documentwas produced usingMicrosoftWord forWindows version 6.0 andMicrosoft
Excel forWindows version 5.0, and printed on a Canon Color Bubble Jet (BJC-600) Printer. The
layout was done onHewlett Packard 700 series workstations usingMentor Graphics v8.2_5.
Parameter extraction was performed using Hewlett Packard's IC-CAP. Process and device simulations
were done using Technology Modeling
Associates' TSUPREM IV and MEDICI.
The following name used here and elsewhere in this document are registered trademarks of the
respective companies:
Microsoft, Windows
Hewlett Packard, IC-CAP
MentorGraphics
BJC, Bubble Jet, Canon
Microsoft Corporation
Hewlett Packard
Mentor Graphics
Canon Inc.
m
Abstract
The purpose of this thesis is to demonstrate one method of statistical
parameter extraction and show some of the advantages of statistical models. The
method of extraction discussed, parameter domain statistics, is ideal for use in the
classroom, due to its simplicity and ease of implementation. Another advantage is the
minimal statistical knowledge required to understand this process. The test chip
design was a modification of the test chip designed by Bert Berends. An N-Well
CMOS lot was processed and models extracted using IC-CAP From these models,
parameter domain statistics were performed - the model parameters were used to
create an average and 3a models. Additionally, the process was simulated with
TSUPREM 4 and models were extracted from simulation and compared to the average
models measured from silicon.
Through use of a threshold adjustment implant split, wafers were fabricated
with symmetrical NMOS and PMOS threshold voltages. The threshold voltages
followed the trends predicted by simulation, and mobility was determined to be
independent of threshold adjustment implant dose. Lastly, the buried channel, PMOS
device parameters exhibited a larger variation than the NMOS parameters.
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Glossary
BSIM Berkley short-channel IGFET model for SPICE, (p 1)
Data Domain Statistics - A method of extracting parameters from each data point of
the set ofmeasured I-V curves and then extracting parameters from the resulting
statistical I-V curves, (p 3)
IC-CAP - A model parameter extraction and simulation software package from
Hewlett-Packard, (p 1)
LPCVD - Low pressure chemical vapor deposition, (p 17)
LOCOS - Localized oxidation of silicon, (p 15)
LTO Low temperature oxide, (p 17)
MEDICI - A 2-D device simulation program, by Technology Modeling Associates, (p
19)
NSUB - Substrate doping concentration, (p 20)
N-Type - Silicon doped in a manorwhich causes it to be a conductor, in which the
majority carrier is electrons, (p 6)
N-Well CMOS - A method of fabricatingNMOS and PMOS transistors on the same
wafer, by manufacturing the NMOS transistors in the base P-type wafer and
creating the PMOS transistors in N-type regions called N-Wells. (p 1)
Parameter Domain Statistics - A method of extracting parameters from each
measured I-V curve and performing basic statistics on the extracted parameters.
(P3)
P-Type - Silicon doped in a manner which causes it to be a conductor, in which the
majority carrier is holes, (p 5)
RCA Clean - A method of cleaning particulates (both organic and metal) from wafers
developed at RCA. (p 25)
R.I.E. - Reactive ion etch - a method of etching by using a plasma, (p 28)
RTA - Rapid thermal anneal: a method of annealing implant damage by heating the
wafer to a high temperature very quickly, (p 31)
SPICE - Simulation Program with Integrated Circuit Emphasis, a commonly used
circuit simulator first developed at the University ofCalifornia, (p 1)
SRD - Spin rinse dry. (p 25)
THETA - Mobility modulation factor, (p 20)
TSUPREM IV A process simulation program, by Technology Modeling Associates.
(pl9)
U0 - Surface mobility, (p 20)
VTO - Zero body bias threshold voltage, (p 20)
Introduction
Simulation is a critical process in engineering today. With today's emphasis
on time to market and minimizing costs, simulation has become a vital part of the
design process. It is no longer possible to create a prototype and work out the bugs
on the prototype. In circuit simulation the use of models such as SPICE (Simulation
Program with Integrated Circuit Emphasis, a commonly used circuit simulator first
developed at the University of California) and BSIM have become common place.
Designers are typically given models of the devices they will be using in their designs,
but may not know how the model was developed, i.e. how the particular model
parameter values were arrived at. The goal of this project is to explore a process by
which Level 3 SPICE models, for NMOS and PMOS devices, are derived for an N-
Well CMOS process, with an emphasis on simplicity and incorporation into the
classroom.
There are many methods of extracting model parameters. One example is
extracting the threshold voltage from measured drain current (Id) vs. gate voltage (Vg)
data. The Vg axis intercept of the straight line through the data points in the linear
region (see figure 1 .2 in the MOS Device Theory section for a diagram of this). IC-
CAP, a model parameter extraction and simulation software package from Hewlett-
Packard, provides the user with two basic methods ofmodel development: 1) direct
extraction of model parameters and 2) optimization of a subset of parameters for
improved I-V curve fitting. Extracting a model from a single device allows for accurate
simulation of that single device, but the model may not be particularly accurate for
simulating other devices, fabricated using the same process, on different wafers or
even on the same wafer. The reason behind this shortfall is the inherent variability in
the processing of the wafers. Variability not only exists from wafer to wafer, but
exists even on the same wafer. Despite the best efforts of process engineers, some
variation will remain, which is critical in today's advanced designs and ever-shrinking
device dimensions, where even small variations can be critical to the successful
operation of the circuit. Statistical parameter extraction arises, out of a need to
account for this variability.
McFeely and Pham, who describe methods of generating statistical device
models in their paper, Generating Statistical Models in IC-CAP [2], give three
business factors, which result in the need for statistical modeling. They are high yield,
fast time to market, and quality [2]. This project will examine one of two easily
implemented methods of statistical parameter extraction described by McFeely and
Pham. These methods were chosen for their simplicity, so as to be incorporated into
a classroom environment, such as a VLSI design course or an upper level, processing
course, where process variability is examined. Two methods of statistical parameter
extraction are parameter domain and data domain. Parameter domain statistics
consists of extracting parameters from each measured I-V curve and performing basic
statistics on the extracted parameters [2]. Data domain statistics consists of
performing statistics on each data point of the set ofmeasured I-V curves and then
extracting parameters from the resulting statistical I-V curves [2]. Each method
results in a set of statistical model parameter cards. The designerwould then be given
a set of statistical model cards, consisting of a nominal, +3o, and -3a parameter cards.
Having these model decks allows the designer to simulate the circuit under the worst
case conditions of process variability. These methods will be discussed in further
detail later. Other statistical methods exist, which produce more accurate models, but
these methods are significantly more complex, and are left for future work. Some
examples of more sophisticated methods of statistical parameter include factor
analysis and sensitivity analysis, see the McFeely and Pham reference for more
information on these methods. The simplicity of the parameter domain technique
makes it ideal for quick implementation in an educational setting, and has therefore
been chosen as the engine for examining statistical parameter extraction. Additionally,
parameter domain statistics lends itself toward using the more accurate factor
analysis, than does data domain statistics [2]. This is because factor analysis deals
with reducing the parameter set to a smaller number of parameters through the use of
multivariable statistical analysis of the parameter set. The reduced parameter set may
then be used to help determine a worst-case model much more easily, than the larger
original set of parameters.
The understanding of statistical parameter extraction techniques and the
effects of process variations on model variation requires the understanding of the
device models and the dependence of the model parameters on the fabrication process.
It is important to have some understanding of how process parameters affect the
model parameters and how variations in those process parameters cause variations in
the model parameters. It is these relationships which drives the need for statistical
modeling and simulation, for successful worst case design of a manufacturable
product. With this in mind, the natural progression of the following theory section is
formed.
Theory
MOS Device Theory
Metal-Oxide-Semiconductor device theory covers a wide range of complexity,
from simple first order effects up through extremely detailed descriptions. To avoid
some of this complexity, most texts on MOS VLSI design techniques use the
simplified MOS device equations. A basic understanding of MOS device operation
will be assumed, although a brief review follows. What is important to understand
when extractingmodel parameters is how the particular parameters relate to not only
the model, but also how they relate to the physical device itself. Circuit designers
may be content with using a model, without knowledge of the physical aspects of the
device, or with using models which are not directly related to any physical part of the
device.
Figure 1.1 shows the basic structure of an n-channel MOS transistor. The
transistor is made up of a P-type substrate, two N+ doped regions, called the drain
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Figure 1.1: Basic NMOS Transistor Structure
and the source, and a gate region between the drain and source regions, which is
insulated from the substrate by a thin layer of oxide. There are three very important
physical dimensions of the transistor, the gate oxide thickness, TOX1, the length of
the space between the drain and the source, L, and the width of the transistor, W (see
figure 1.1).
The basic operation of the NMOS transistor is that the source and bulk are
typically tied together to a point of low potential, such as ground, and the drain is tied
to a point of higher potential, such as a positive supply voltage. While the gate
voltage remains below a certain potential, called the threshold voltage, Vt, no current
flows between the drain and source regions of the transistor. Once the gate voltage
crosses the threshold voltage, an inversion charge is built up at the surface of the
substrate between the drain and source, this region is called the channel. This channel
is no longer P-type, but has been changed to N-type, thus it is also called the
inversion layer and the device is now in a state of inversion. The reason that this
occurs, is that the oxide between the gate and the substrate forms a structure similar to
a capacitor, and as a potential is applied to the gate, a potential forms at the substrate
surface, called the surface potential, \j/s. Additionally, charge collects at the surface of
the substrate forming the inversion layer. The surface potentials at each end of the
channel are affected by the drain and source potentials, and it is the difference in the
surface potentials at the ends of the channel that cause current to flow from drain to
'SPICE parameter names will be used to describe variables, where applicable.
source. PMOS transistors work in the same way, except that the drain and source are
Ptype, the substrate is N-type, and the applied voltages are all inverted. The source
is connected to a potential higher than the drain, and as the gate potential is decreased,
the channel is formed and current flows. This is a very simplified description of what
happens, but gives the reader a general idea of what occurs. Tsividis covers the
operation ofMOS transistors in great detail and is recommended for those who wish
to learn about MOS transistors in depth [8]. The remainder of this section will
discuss the threshold voltage and mobility model parameters in greater detail, #
including how they relate to the device structure and materials.
Threshold voltage is one of the most misleading parameters used in modeling
ofMOS devices. Its usage implies that when the device is "off' no current flows,
when the gate-to-source voltage, VGs, is less than the threshold voltage (for NMOS).
Correspondingly, when the device is "on", current flows linearly when the gate-to-
source voltage is greater than the threshold voltage. In reality, the ID vs. VGs curve is
similar to the one shown in figure 1 .2, and the threshold voltage is actually the x-
intercept of the slope of the linear region of the curve.
The threshold voltage can also be calculated from knowledge of the process
parameters. An equation for VT is given in (1.1) below [8]:
VT = VT0 + y(j<pB + VSB - Jfa) (1.1)
^o=^+0B+W (1.2)
Vto is the extrapolated threshold voltage when the source and substrate are at the
same potential, and Vj is the threshold voltage due to body effect, which is a potential
difference between the source and the substrate, VSB [8]. The terms which are related
to the structure of the device are the remaining terms, B, y, and Vra.
The parameter <\>b is an approximate value for the maximum value of the
surface potential, \j/s, when the device is in strong inversion [8]. In strong inversion it
is usually assumed that the surface potential reaches some maximum value, since large
changes in VGS produce only very small changes in \|/s [8]. The maximum surface
potential is usually approximated to be 2fc + 6^, where fa is the contact potential of
the substrate material and (t>F = fy In (NA/n;), for p-type substrate [8]. fy = kT/q,
where k is the Boltzmann constant, q is the magnitude of the electron charge, and T is
the ambient temperature in Kelvin [8].
The flat-band voltage, VFB, is defined as the external voltage required between
the gate and the substrate material to keep the semiconductor neutral by offsetting the
effects of the contact potentials of the gate and substrate and also to negate the effects
ofparasitic charge that exists in the oxide [8]. The parasitic charges in the oxide and
charges at the Si-Si02 interface, Q'0 (units of fC/um2), are a result of the process of
oxide growth and contamination during oxide growth [8]. The expression for the flat-
band voltage is
VfB = <t>MS-Jk- (1-3)
~(kT>\
tMS t bulkmaterial t valematerial l<? )
In
(N N \
V "? J
(1.4)
c~=w (L5)
C'ox is the capacitance per unit area, TOX is the oxide thickness in |im, and eox is the
permittivity of silicon dioxide, which is 0.0345 fF/|im. The flat-band voltage is
heavily dependent upon the materials used to make the device and the device's
structure. In (1.4) the approximation is made for a n-type polysilicon gate, used in
NMOS transistor fabrication, with Na being the substrate doping and Nd the doping
of the polysilicon gate. These dependencies carry directly back to the threshold
voltage.
Lastly, the body effect coefficient, y, is related to the substrate doping and the
oxide capacitance per unit area (see equation 1.6).
where 6s is the permittivity of silicon, and NA is the doping of the P-type substrate.
The value of^]2ges is 0.00579
fFV1/2nm1/2 [8].
From this analysis of just one single parameter, which is involved in the
determination of drain current for a given bias, one can see the numerous process
dependencies involved. It becomes readily apparent that variations in those process
parameters will greatly affect the model parameters and the effectiveness of the model
itself. Equations 1.1-1.6 show that there is a strong dependence of the threshold
voltage parameter on the substrate doping level.
Additionally, the effective oxide interface charge, Q'0) affects the flatband
voltage, equation (1.3), which in turn affects the threshold voltage. This charge is
typically in the
1011 ions/cm2, or 1000 ions/|im2, range for modem processes. The
oxide interface charge causes the threshold voltage to shift in the negative direction.
This non-ideality causes PMOS devices to have a threshold voltage which is too
negative, and NMOS devices to become depletion mode devices, where the threshold
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voltage is negative. The solution to this problem is to raise the threshold voltage by
implanting the channel region with a shallow ion implantation, called a threshold
adjustment implant. This causes the substrate to be nonuniformly doped, and
facilitates adjustment of the equations to compensate for the nonuniformity of the
substrate doping due to the implanted channel region. A complete analysis can be
found in the Tsividis reference.
Mobility is a measure of the ease of carrier motion within a semiconductor
crystal [7]. From non-saturation and saturation current equations (eq. 1.7a-b), we can
see that mobility directly affects the current in the MOS transistor:
*D(Non-Saturation)
= Z ^pl^GS ^TTDS ~ *DS\ (1- 'a)2 L
and
^(Saturation) ~ - , \YgS *T) > (1-'D)
where Cox is the gate oxide capacitance, W is the width of the device, L is the length
of the device, VGs is the gate to source voltage, VDS is the drain to source voltage, and
VT is the threshold voltage [9].
Carrier scattering is one of the primary factors affecting mobility. Scattering is
a condition that occurs when the carrier motion is impeded by collisions with the
semiconductor lattice [7]. As the scattering increases mobility decreases. The two
factors controlling scattering are temperature and doping concentration [7]. As
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temperature increases, the mobility decreases, but the amount of change due to
temperature is a function of the doping concentration [7]. Equation 1.8 shows how
mobility relates to temperature,
/i~rn, 0.8)
where T is the temperature, and n is a positive constant, which varies depending upon
material type and the dominant scattering mechanism [5]. In silicon, n is
approximately 5/2 for both holes and electrons [5]. As with temperature, as the
doping concentration increases, the mobility decreases, due to increased collisions
with the doping ions [7].
Another key factor for mobility is the effective mass of the carrier (eq. 1.9-
10). The effective mass is not the actual gravitational mass, but is described by
Newton's force equation and is highly dependent upon the periodic crystal structure,
and thus the type of material in which the carrier is traveling [5]. The mobility
equations forn and |ip, the electron and hole mobilities are
ef
.- (1.9)
where e is the charge of an electron, x is the weighted average relaxation time for either
electrons or holes, and is the effective mass of either the electrons or the holes [5].
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From these equations we can see the importance of doping concentration and
temperature and how they relate to mobility. Additionally, the importance of a high
quality gate oxide interface becomes apparent. Finally, we can also see how mobility
directly affects the drain current in theMOS transistor.
CMOS Fabrication
The detailed theory behind the many different processes involved in
fabrication of CMOS devices is beyond the scope of this paper, therefore the
discussion will be limited to an overview of the layers and mask levels involved in N-
well CMOS processing. A more detailed description of the process used is described
in the Procedure section. Some of the processes used to fabricate the layers will also
be described in the following overview2
CMOS designs require that both NMOS and PMOS transistors be fabricated
on the same wafer. This problem may be solved in a number ofways. The use of a P-
type wafer and diffusingN-Wells into the P-type wafer allows for PMOS devices to
be created in the well regions and NMOS devices to be created in the regions outside
theN-Wells. The opposite of this, called P-Well CMOS, or a combination process,
called Twin-Well CMOS, in which both N- and P-Wells are diffused in a wafer of
eitherN-type or P-type, may be used. An N-Well process was used for this project
2For a more thorough discussion consult any of the Processing References listed on pages 91-93.
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because it can easily support a vertical NPN transistor for BiCMOS. A layer by
layer description of the N-Well process follows.
Beginning with a bare P-type silicon wafer, the first step in fabricating devices
is to grow a thin layer of oxide, which is later used to provide a lip for later alignment
after theN-Well drive-in step described below. The next step is the creation of theN-
Wells. The N-Well mask, mask #1, is used to pattern a layer of resist on the oxidized
wafer. The areas of the wafer where the well is to be implanted are clear of resist,
while the resist covers the areas where the wafer is to remain P-type. N-type ions
(phosphorus ions) are implanted into the wafer using an ion implanter. The implanter
is a high-voltage particle accelerator, which produces a high velocity ion beam. The
beam, when directed at the target wafer, causes the impurity ions to penetrate the
surface of the wafer [10]. After the ions have been implanted, the well is driven in by
heating the wafers to very high temperatures (1150C for example) for a number of
hours. This causes the N-type well to extend into the wafer to some depth, usually
on the order of a few microns (see figure 2. 1).
+ + +
Phosphorus
+ + + + + +
m^^^Mask 1 }g||PB
N-Well
jI
SubstrateP-type
Figure 2.1: N-Well Layer
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The next layer is the active area. The active area is an area in which devices
will be formed. The area outside the active area, called the field layer, is an insulation
layer, consisting of a thick layer of silicon-dioxide (SiOj). This field oxide layer is
created by growing and patterning, using mask #2, a layer of nitride (Si3N4) to cover
the active areas. The nitride layer is used later to prevent oxide from forming in the
active areas. After the nitride layer has been patterned, mask #3 (which is the inverse
of the N-Well mask, mask #1) is used to pattern a layer of resist. A P-field threshold
adjustment implant is performed next. This implant adjusts the threshold voltage, Vf,
in the P-field areas (the areas outside the N-Wells and areas where there is no nitride)
to prevent unwanted parasitic device operation in the field areas. After the implant,
the resist is removed and the field oxide is grown. As mentioned above, the nitride
layer prevents field oxide from forming over the active areas (figure 2.2). After the
field oxide has been grown, the nitride is removed, leaving the active areas accessible.
One of the problems with this method of isolation, is that a birds beak effect is
formed due to a slight lifting of the nitride layer at the edge of the field oxide. The
birds beak effect of the LOCOS (Localized Oxidation of Silicon) isolation process is a
limiting factor in the reduction of transistor channel lengths.
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Nitride-Protected Active Area
Field Oxide
"^j^^
N-Well 7
P-Type Wafer
Figure 2.2: Field Oxide Growth
Once the nitride is removed, a sacrificial oxide is grown, over the active
regions. The thickness of this oxide is on the order of 500 A. The entire wafer is
implanted with a boron, device threshold adjustment, implant. This threshold
adjustment implant increases the threshold voltage of both the NMOS and PMOS
devices, thus making it easier to turn on the PMOS devices and more difficult to turn
on the NMOS devices. The sacrificial oxide is then removed and the gate oxide is
grown to a thickness of 500 A. Polysilicon is then deposited on top of the gate oxide.
Next the polysilicon is doped using a spin on glass dopant. The wafer is heated to
allow phosphorus to diffuse into the polysilicon. The glass is then etched off, and the
polysilicon is patterned, using the fourth mask level. The unwanted polysilicon is
then plasma etched (figure 2.3).
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Polysilicon Gate
Gate Oxide
Figure 2.3: Gate Oxide Growth and PolysiliconDeposition
Next the wafers are patterned, using the fifth mask level, and the wafers are
implanted with boron (BF2), to produce the P+ source and drain areas of the PMOS
devices. The wafers are patterned, using mask level six, the inverse of the fifth mask
level. Thewafers are again implanted, but this time with phosphorus, to produce the
N+
source and drain areas of the NMOS devices (see figure 2.4). Once this is
completed, a low temperature oxide (LTO) is deposited using LPCVD (Low Pressure
Chemical Vapor Deposition). This oxide is an insulator between the metal and
polysilicon layers. The wafers are then placed in the furnace at 900C for 30 minutes
to densify the deposited oxide and drive-in and activate the source and drain areas of
the NMOS and PMOS devices.
Boron (P )
TTTT
^ 7
Phosphorus (Nf)
~n~
P+
Source/Drain
N*
Source/Drain
Figure 2.4:
N+/P+
Source and Drain Implants
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The wafers are then patterned, using mask level seven. The contact cuts are
then etched through the LTO using HF for an appropriate amount of time, depending
upon the thickness of the oxide over the source and drain regions and the etch rate of
the HF bath. Once the contacts are opened, aluminum is then sputtered on the
wafers, afterwhich the aluminum is patterned using mask #8, and etched in a heated
aluminum etch (figure 2.5). Finally, the wafers are sintered, that is put in the furnace
at 415C with a forming gas ambient to improve the aluminum contacts to the source,
drain, and polysilicon regions.
Aluminum
wi!f wnirre
i
Figure 2.5: Aluminum Contacts to Source/Drain
Parameter Extraction Techniques
Model parameters are extracted by applying mathematical methods to various
measured or simulated device characteristic curves, current vs. voltage or capacitance
vs. voltage. The required curve or curves are defined by the method for extracting a
particular parameter. Two examples of curves used for model parameter extraction
include Id vs. Vg (drain current vs. gate voltage, for a small drain bias) and the Id vs.
18
Vd family of curves (drain current vs. drain voltage, for given gate bias). Additionally,
the dimensions of the devices may be varied and the parameter may be extracted from
a particular curve based upon the particular sizing of the device and how that curve
differs from other curves produced from different device sizes. Examples of such
device sizes include large devices (both long and wide channel), short channel devices,
and narrow channel devices.
It is not necessary to extract parameters exclusively from measured curves.
As mentioned above briefly, simulated curves can be used for parameter extraction.
The big advantage with this method is that a particular process may be simulated
using a simulation tool, such as TSUPREM 4, and the electrical performance of the
devices simulated with a device simulation tool, such as MEDICI. With these tools
the curves necessary for parameter extraction may be produced by simulation, and
models may be created without fabricating real devices in silicon. Once real devices
have been fabricated, the simulations may be calibrated so that the simulated device
models match the measured device models accurately. This process can be very
important in reducing the time it takes to develop a product using a new process. A
simulated model can be provided to circuit designers long before devices have been
produced in silicon and models provided from measured devices.
IC-CAP allows the user two methods of parameter extraction: direct and
optimized, although it is somewhat misleading to call them two methods as will be
described shortly. Direct parameter extraction involves extracting a particular
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parameter or set of parameters directly from the appropriate measured curve.
Optimization may be used after direct parameter extraction, and is used to optimize
the fit between the measured curves and the simulated curves produced from the
extracted model parameters. The fit is optimized by varying one or more model
parameters from their extracted values and checking the fit. The range over which the
parameters may be varied is set by the user, as are the parameters being optimized.
Additionally, the order in which parameters are optimized and possibly re-optimized,
and the number ofpossible methods of optimization is infinite.
Statistical Parameter Extraction
Statistical parameter extraction requires a "large" amount of data, where 30 or
more samples constitutes a large sample size, and statistical procedures for testing the
data [4]. The data that was used for statistical parameter extraction was the SPICE
model decks for the measured devices. Each measurement has a corresponding SPICE
model. The Level 3 SPICE models contain the measured parameters for the "large"
device, which mean the transistor channel is both long and wide (32^im x 32pm). The
parameters extracted include VTO, U0, NSUB, and THETA (the zero body bias
threshold voltage, surface mobility, substrate doping, and the mobility modulation
factor, respectively). In this experiment, 73 devices were measured per wafer, with a
low of 10 good devices and a high of72 good devices found on a single wafer.
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Once the SPICE models have been collected, the individual parameters are
used to generate the average, +3a, and -3a model decks. The reason the parameters
were used is that it was much easier to collect the parameter data and perform
statistics on the parameters than it was to perform statistics on each data point on all
the I-V curves. This was also partially due to not fully understanding how to
program in the IC-CAP macro language.
The standard deviation for the sample data is defined as a measure of the
variability within the sample [4]. The equation for sample standard deviation is
shown in eq. 1.7 below [4].
s =
I 71-1
frf-E5L
;=i
(1.7)
Using Iman's rule of thumb, that 99.7% of all samples will be within 3 standard
deviations of the sample mean, the 3a statistical SPICE models are chosen and
calculated by adding and subtracting each model parameter's 3a value from the
parameter mean [4]. The nominal or average model is created using the parameter
averages.
Using the nominal model for a given process to simulate new circuits being
designed for that particular process, will give a good indication as to the performance
of the circuit. Worst case performance may be examined by using the +3a and -3a
models for simulation, but these are not definitive worst case results, and should be
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treated with caution. For a particular design, parameters may be correlated with one
another, thus a +3a value of one parameter combined with a -3a value of another
parameter may be the true worst case scenario and would hot be covered by
simulation using the average and 3a models. Additionally, a. good worst-case
designed circuit should operate well beyond the 3a models, and cases such as the
one mentioned above should also be simulated by creating a new statistical model,
with the worst-case SPICE parameter values included in the model.
22
Procedure
Test Chip and Device Chip Design
The test chip used for the project was a modification of the N-Well CMOS
test chip designed by Bert Berends in August, 1993. Robert Pearson first modified
the layout of the test chip, by moving some of the test structures around for better
grouping of similar test structures. Further modifications were then made by moving
more of the test structures and redesigning the NMOS and PMOS transistors. The
new transistor designs included substrate and well contacts for bulk biasing in the
parameter extraction process. Additionally, the three transistor sizes required for
MOS extraction using IC-CAP (large, short channel, and narrow channel) were
designed and placed in a single ten pad configuration, one for NMOS and one for
PMOS. This was done because the switch matrix allowed the probe card to be placed
on the wafer once. The connections could then be changed for each transistor on the
pad set without lifting up the probes.
The device chip contained a number of circuits made up of standard cells
routed to output pads. The standard cells ranged from simple devices, such as an
inverter, NOR, NAND, and XOR cells, to more complex cells, such as a 4-to-l
multiplexor cell and a 4-bit ripple counter cell. Each of the cells were routed to ten
pad groupings for use with the ten pad probe card. The standard cells were laid out
with three sizes, the base 2 |im scale, a 2X, and a 4X scale, thus providing
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approximately a 4 Jim scale and an 8 (im scale of devices. The three sizes were
chosen in an attempt to best ensure working devices (even if only at the largest size),
and also to check to see if fabrication of working 2 (jm devices could be performed
with the N-Well CMOS process at RIT's Cleanroom facilities. The purpose of the
device chip is to allow for future comparisons of device simulations using the
statistical SPICE models with measured operation of the devices. An example of one
of the tests which may be performed is the operation of an inverter. The simulated
and measured values of the input voltage, at which the inverter output switches from
low-to- high and high-to-low, could be compared. The devices chosen for inclusion in
the device chip were taken from the standard cell library provided with the Mentor
Graphics3
v8.2_5 software tools. A second metal layer is required for the operation of
the device chip, and the processing of this second metal layerwas left for future work.
The standard cells used in the device chip are an inverter, a 2-input NAND, an
exclusive-OR, a 2-input OR, a buffer with inverting and non-inverting outputs, a
NAND latch, a D-flip flop, a 4-to-l multiplexor, a 4-bit ripple counter, an input pad
cell, and an output pad cell. The input and output pads were included so they could
be tested for use with future RIT, N-Well CMOS, circuit designs.
3CMOSN Cell Library Revision 3.0A, 10/8/91. Mentor Graphics is a Trademark ofMentor Graphics.
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CMOS Processing
The following is a step-by-step description of the N-Well CMOS process
steps.
STEP 1: Twenty-five P-type wafers were obtained, and the manufacturer's
datawas recorded. One of the wafers was scanned for a particle count. The back of
the wafers were scribed, and the waferwas rescanned and the new particle count data
was recorded. The wafers were scribed in the following manner: 15 device wafers, 8
control wafers, and 2 alignment wafers. The lot number was also scribed on the
wafers. Selected wafers were four-point probed and their resistivity was calculated.
STEP 2: The wafers were then cleaned in an RCA clean, which consisted of a
ten minute APM bath, a four cycle rinse, two minutes in a 50:1 HF bath, another four
cycle rinse, a ten minute HPM bath, rinsing in the lower and upper cascade rinser, and
finally placed in the SRD (Spin Rinse Dry) for additional rinsing and spin drying.
Again the wafer measure for a particle count previously was scanned and the new
particle count recorded.
STEP 3: The wafers were placed in furnace tube 13 for alignment oxide
growth. The following thermal and chemical recipe was used: 1000C for 10 minutes
with 6 slpm dry 02 and 1 slpm N2, 1000C for 55 minutes with 2 slpm dry 02 and 2
slpm wet 02, 1000C for 5 minutes with 7 slpm 02 and 1 slpm N2, a 15 minute
temperature ramp up to 1 150C with 7 slpm 02 and 1 slpm N2, and finally, 1150C
for 600 minutes with 5 slpm N2. The wafers were inserted and pulled at 900C in N2.
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The push rate was 12" per minute, and the pull rate was
10"
per minute. The load
order of the boatwas (from load end to source end) CI - C8, Dl - D15, Al, and A2.
The wafers were inserted with the top of wafers facing toward the load end of the
furnace. After the wafers cooled down, the oxide thickness was measured on various
wafers.
STEP 4: The wafers were then coated with resist using program 3 on the
WaferTrac. This program consists of a 250C prebake for 120 seconds, HMDS
prime and photo resist coat, and a 45 second postbake at 100C. Next the alignment
wafers were exposed on the stepper, using mask level 1, the N-Well mask level. The
alignmentwafers were then developed using program 2 on the WaferTrac. Program 2
consists of a 45 second prebake at 115C, the developer cycle, and a 120 second
postbake at 120C. The alignment wafers were then examined under a microscope to
determine the quality of the exposure and develop. Once it was determined that the
exposure and develop was acceptable, the remaining device wafers were exposed and
developed. The control wafers were exposed separately from the device wafers.
Using a contact aligner, the control wafers were exposed with the top halfof thewafer
covered (the half with the flat) by a piece of sheet metal. The wafers were etched in
HF until they became hydrophobic (pulled dry). This removed the oxide in the areas
where the resist had been removed.
STEP 5: Initial formation of the N-Wells was performed when the wafers were
then implanted with phosphorus. The implant dose was 6E12 ions/cm2 at 130 KeV
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of energy. Each wafer was implanted for approximately 16 second, with an arc
current of approximately 6 |iA.
STEP 6: The wafers were then placed in the plasma asher for 38 minutes, and
the resist was removed.
STEP 7: The wafers were RCA cleaned as above, but with a 12 second HF
dip.
STEP 8: The wafers were placed in furnace tube 13, for N-Well drive-in and
oxide growth. The wafers were pushed in at 900C at a rate of 8" per minute, with
the same boat order as before, and ramped up to 1000C in 10 minutes in 4 slpm N2.
The recipe is as follows: 1000C for 10 minutes in 8 slpm dry 02, 1000C for 26
minutes in 6 slpm wet 02, 1000C for 20 minutes in 8 slpm dry 02, 15 minute
temperature ramp up to 1150C in 8 slpm dry 02, 1150C for 1252 minutes (20 hrs.
52 min.) in 4 slpm N2, 120 minute ramp down to 800C in 4 slpm N2, and 800C for
360 minutes in 4 slpm N2. The wafers were pulled at 800C at a rate of 8" per
minute. Oxide thickness measurements were performed on the control wafers on the
well and non-well halves of the wafers.
STEP 9: The wafers were then etched in HF until they became hydrophobic,
removing any oxide. After the HF etch, wafers were rinsed in the cascade rinses and
put in the SRD and rinsed and dried.
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STEP 10: The control wafers were then four-point probed on both the well
and non-well sides, and resistivity and doping levels were calculated. Control wafers
CI and C2 were grooved and stained on the well side, and well junction depth
measurements were made and recorded. The well/non-well step, due to the oxide
growth and removal was also measured and recorded.
STEP 1 1 : The wafers were placed in furnace tube 12 at 950C for 40 minutes
in 5.4 slpm dry 02, to grow a 250 A pad oxide. The wafers were pushed and pulled
at 850C at a rate of 8" per minute. Temperature ramping was done in 4 slpm ofN2.
The oxide thicknesses were measured on the control wafers and recorded.
STEP 12: The wafers were then put in the LPCVD and a 1000 A target,
nitride layer was deposited at a temperature of 800C. The boat load order was CI -
C2, Dl - D15, C3 - C4, with the wafers facing toward the source end of the tube. The
deposition timewas 14 minutes. Nitride thicknesses were measured and recorded.
STEP 13: Active layer lithography was performed on the device wafers, using
the active layer mask, mask 2. As before, testing was performed on the alignment
wafers.
STEP 14: The nitride was etched in the RLE. with a 30 seem SF6 flow, at 150
Watts and 39.9 mTorr. An etch time was determined using control wafers CI - C4.
STEP 15: P-Field threshold adjustment lithography was performed next. The
resist from the previous lithography remained on the wafers and the new resist was
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coated on top of the previous layer. Due to this, the 250C prebake step was
removed from the resist coating program, and replaced with a five second delay. The
control wafers were exposed on the contact aligner with the bottom side covered (flat
side exposed).
STEP 16: The wafers were then implanted with a boron P-field threshold
adjustment implant to prevent transistor turn on in the field regions. Wafers Dl - D7
were implanted with a 2E13 ions/cm2 dose ofBn at 33 KeV, while D8 - D15 were
implanted with a 4E13 ions/cm2 dose ofBu at 33 KeV.
STEP 17: The 21 wafers were plasma ashed for 40 minutes and the resist was
removed.
STEP 18: The wafers were then cleaned in the standard RCA clean process,
and spin dried.
STEP 19: The wafers were placed in tube 13 for field oxide growth. The
following thermal recipe was used: 800C in 5.5 slpm N2 and 5.5 seem dry 02 for 15
minutes, ramp to 1 100C for 20 minutes, 25 minutes at 1 100, ramp down to 950C
for 30 minutes, 15 minutes at 950C, 300 minutes in 5 slpm wet 02 at 950C, 30
minutes in 5 slpm N2 at 950C, ramp down to 800C in 5 slpm N2 for 30 minutes. A
calibrated mass flow controller (MFC) was used to achieve the 5.5 seem 02 flow.
During the last minute before the 5 slpm wet 02 growth cycle, the 02 flow was turned
off and the MFC (Mass Flow Controler) was disconnected and the 02 reconnected
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and turned back on. The push-pull rate was 8" per minute. The measured field oxide
thicknesses were around 7000 A, slightly less than the target thickness of 7500 A.
STEP 20: The oxinitride was etched by dipping the wafers in HF for 3
minutes, 50 seconds. They were then rinsed and spun dry.
STEP 21: The remaining nitride was etched in the RLE. for 75 seconds, at 150
watts, 30 seem SF6, and a pressure of 40 mTorr.
STEP 22: The pad oxide under the nitride was etched for 35 to 45 seconds in
buffered HF until the areas between the chips pulled dry.
STEP 23: A standard RCA clean was performed with out the HF dip. The
wafers were then rinsed and dried in the SRD.
STEP 24: A sacrificial oxide was grown in furnace 13, with the following
thermal recipe: push in at 900C at a rate of 8" per minute, 4 slpm N2 for 25 minutes,
2 slpm dry 02 and 4 slpm wet 02 for 25 minutes, 35 minutes in 5 slpm dry 02, pull
at
8"
per minute. The target thickness was 600 A to 700 A, but the measured
thicknesses were 818 A to 967 A.
STEP 25: The devices were implanted with boron (Bu) for device threshold
adjustment. The wafers were implanted with a range of doses, additionally D4 and
D12 were implanted with a punch through prevention implant of 2.5E11 ions/cm2 at
160 KeV The following table shows the 35 KeV threshold adjustment implant doses:
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D1&D9 1E12 ions/cm2, D2&D10 1.5E12 ions/cm2,
D3-D5&D11-D13 2E12 ions/cm2, D6&D14 2.5E12 ions/cm2,
D7&D15 3E12 ions/cm2, D8 no implant.
STEP 26: The sacrificial oxide was etched in HF.
STEP 27: A standard RCA clean with out the HF step was performed, and the
wafers were rinsed and dried in the SRD.
STEP 28: The gate oxide was grown in furnace 12 with the following recipe:
push at
8"
per minute at 900C in 4 slpm N2 and ramp up to 950C (15 minutes), 90
minutes in 4 slpm dry 02, followed by 30 minutes in 4 slpm N2. The gate oxide
thickness was approximately 400 A. The target thickness was 500 A, but the
measured thicknesses were accepted. This thinner gate oxide coupled with a slightly
thick sacrificial oxide caused the Vt to shift lower than the target value. The
combination of the thin gate oxide and thick sacrificial oxide had multiplicative effects
on the threshold voltage; had the sacrificial oxide also been thinner than the target,
they may have counter acted each other and the Vt's might have been on target. The
load order from load end to source end was C3-C5, D1-D5, N1-N3 (extract wafers
which were used for an RTA, rapid thermal anneal, experiment), D6-D10, N4-N6,
D11-D15, andC6-C8.
STEP 29: A polysilicon deposition was performed using the LPCVD. The
deposition was performed at 600C for 60 minutes. The target thickness was 5000A.
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STEP 30: Using N-250 Emulsetone (Spin On Glass - SOG), the poly was
doped. The N-250 was spun on the wafers at 3000 RPMs for 10 sec, then inserted in
an oven at 85C, while it was still coming up to temperature, for 25 minutes. The
step required at 15 minute postbake at 180C. The wafers were then baked in the
furnace for 10 minutes at 950C in 4 slpm N2. A push-pull rate of 8" per minute was
used, and the wafers were inserted and removed at the 950C bake temperature.
STEP 3 1 : The polyglass was etched by dipping the wafers in buffered
HF for 4 minutes. The wafers were then rinsed and dried using the cascade rinse and
the SRD.
STEP 32: The polysilicon was four point probed and the resistivity was
measured and recorded for the control wafers.
STEP 33: The polysilicon was patterned using mask 4. The coat step was
performed without the 250C prebake step. In an attempt to achieve a poly bloat,
the post bake temperature for the develop step was increased from 120C to 130C,
but this wasn't effective, since the 2 um poly lines were completely etched in the
following step. It is suggested that the polysilicon layer be bloated by 1/2 micron on
every side if 2 micron poly features are to be attempted. Two micron lines should
appear as three microns on the mask, see step 34 below.
STEP 34: The polysilicon was etched in the RLE. at 75 watts, 75 mTorr, in
30 seem SF6 and 3 seem 02, for 105 seconds. When examined under a microscope, it
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appeared that the 2 \im poly lines remained intact, but once the resist was removed,
the poly had been over etched, and the 2 ^.m devices had been destroyed.
STEP 35: The resist was removed in a 1:3 solution of H202:H2S04 for 30
minutes. It is important that the sulfuric acid be added to the peroxide.
STEP 36: Had the gate oxide met the target thickness, a gate oxide etch back
would have been necessary, but the 300 A of oxide over the source and drain regions
was acceptable, and the etch back was not performed.
STEP 37: Using mask 5, the
P+
photolithography step was performed.
STEP 38: A 1E15 ions/cm2 dose of BF2 was implanted at 55 KeV. The
source/drain implant times were increased to over 20 minutes per wafer in order to
ease the removal of the resist.
STEP 39: The resist was stripped using a 1:3 solution of H202:H2S04. A
total of three fresh chemical baths and over 90 minutes of stripping time was required
to remove the resist. After the second bath, a high pressure scrub was used to aid in
the resist stripping process. Agitation of the wafers during the chemical bath was
very important in this step.
STEP 40: The wafers next had the
N+
photolithography step performed on
them, using mask 6. Due to problems with the track, the wafers were hand developed
using the same times and temperatures, but one at a time using a petri dish and a hot
plate. Thewafers were not prebaked before developing.
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STEP 41: The wafers were then implanted with a phosphorus dose of 1E15
ions/cm2
at 35 KeV to create the N-type source and drain regions.
STEP 42: The resist is stripped in the resist strip bath as above. The
problems experience after the BF2 implant did not occur this time.
STEP 43: A standard RCA clean was performed followed by a spin dry cycle.
STEP 44: A passivation oxide was grown in furnace tube 13. The wafers were
pushed in at 12" per minute in 4 slpm ofN2, oxidized at 800C in 4 slpm wet 02 for
15 minutes, then pulled in 4 slpm ofN2 at
12"
per minute.
STEP 45: Between 3500 A and 5000 A of low temperature oxide (LTO) was
deposited using the LPCVD system. Extra dummy wafers were used in an attempt to
improve uniformity of the oxide thickness across the device wafers.
STEP 46: The wafers were then put in furnace tube 13 at 900C in 4 slpm wet
02 for 30 minutes for LTO densification. The oxide thicknesses over the source and
drain regions ranged from 3000 A to 4500 A. The oxide thickness uniformity was
very poor.
STEP 47: The control wafers were rapid thermal annealed (RTA) and four
point probed to measure the resistivity of the source and drain regions after implant
and RTA. Additionally this was a test of the RTA, to see approximately how long it
took to fully activate the regions after implant. It appears that after 30 seconds at
900C the implanted regions were fully activated. The control wafers should be
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immediately undergo RTA and four point probe after an implant step to evaluate the
success of the implant step.
STEP 48: The control wafers were grooved and stained, and a source and drain
junction depth of approximately 0.4 \im was measured on the same wafers that
underwent the RTA step, but not the LTO and LTO densification steps.
STEP 49: The wafers were then patterned using mask 7 for the contact cut
lithography.
STEP 50: The contact cuts were etched in HF (BOE - Buffered Oxide Etch)
for 8 minutes. This time included some over etch time. An additional 30 seconds of
etch time was performed with no change in the oxide thickness of the source and drain
areas, thus assuring that the oxide had been completely removed.
STEP 51: The resist was stripped in the peroxide and sulfuric acid bath as
above, for 30 minutes.
STEP 52: An RCA clean was performed, but the HF dip was performed last,
instead of in the middle. The wafers were then put in the SRD and dried.
STEP 53: Aluminum was then sputtered onto the wafers to a thickness of
8500 A. The CVC 601 sputtering system was set for 350 volts and 7 amps, with a
base pressure of 4e-6 Torr and a sputtering pressure of 5 mTorr. The wafers were
preheated at 300C for 5 minutes and pre-sputtered for 7 minutes. The sputtering
time was 24 minutes, and the target thickness was 8000 A.
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STEP 54: The aluminum was patterned using mask 8.
STEP 55: The aluminum was etched in the aluminum etch at 40C for
approximately 1 minute, until the bubbling stopped.
STEP 56: The resist was ashed in the plasma asher for 25 minutes. It is
important to note that the resist strip should not be used at this step since the acid in
the strip will remove the aluminum.
STEP 57: The wafers were sintered in furnace tube 16 at 415C for 20 minutes
in approximately 5 slpm of forming gas. Once cooled, the processing was completed
and testing could begin.
Parameter Extraction & Process Simulation
Once fabrication of the devices through first level metal was completed,
parameter extraction began. Using IC-CAP, a macro was written, which utilized the
autoprobing capabilities of the Semi-Automated Wafer Prober. The macro controlled
automated movement of the prober so that each die location on the wafer could be
tested. Initial alignment of the wafer and probe placement on a reference position was
required before automated probing could begin. At each location measurements were
made on each of the three transistor sizes for the type of devices being measured,
eitherNMOS or PMOS. Once the devices were measured, the various current-voltage
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plots were displayed and the operator was prompted to extract SPICE parameters,
save the results and optionally print the plots.
The parameter extraction process required the operator to make a judgment
call of whether or not the current-voltage plots represented a
"good"
or a
"bad"
device. A "bad" devices consisted of any curve which represented non-operational
devices, and also included curves where the operation of the device was poor enough
to cause it to be judged a "bad" device. Future iterations of this procedure should be
performed on a process which has been in use longer, so that there is some expected
range ofmeasured curves. Additionally, work should be done to further automate the
measurement process. The human factor could then be eliminated by performing
extractions and comparing one or more parameters to specified limits. The limits
would then control the inclusion of a particular measurement in the "good" or "bad"
category. One of the reasons that better automation was not done for this experiment
was that the parameter extraction tool would fail on curves of non-working devices,
thus requiring the restart of the IC-CAP program and a resumption of measurements
at the point where the program failed before. Recovery from these crashes was
extremely time consuming. The only solution for this problem may be for the
software developer to correct it.
Each wafer had a total of seventy-three test die locations, which took
approximately forty to fifty minutes to test and perform extractions. The time
increased for wafers with a better yield, due to the added time of performing
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parameter extractions on only
"good" die locations. NMOS devices on wafers D3-
D15 were tested, with the exception of D12, where only about half of the die
locations were tested. Due to a substantial difference in yield between D3-D7 and
D8-D15 (excluding D12), the PMOS deviceswere only tested on D8-D15, again with
the exception ofD12. Readers will note that the field Vt adjust implant was a split,
with D1-D7 receiving a lower implant does than D8-D15, also note that D12 was
implanted with a punch through prevention implant. From the poor yield in D12 it
would seem reasonable to believe that the punch through prevention implant degraded
the performance of the devices severely. Additionally, it appears that the higher field
Vt adjust implant should be used instead of the lower dose implant, due to the
improved yield seen in the D8-D15 wafers. The test macro was modified for
increased testing speed, after NMOS testing was performed on D3-D7. The
improved macro operated at the testing times mentioned above. Originally the testing
took on the order of three to five hours per wafer. Total test time was around forty
hours, not including development of the original test macro and the set up of the IC-
CAP models and device tests.
The entire process was simulated using TSUPREM4. Simulated I-V curves
were generated by MEDICI from the simulated devices. Parameter extraction was
performed using IC-CAP on the simulated I-V curves from the simulated devices.
The process was simulated using SUPREM IV, a 2-D process simulation tool, and
Caesar, a virtual wafer fab simulator, which controls the use of other simulators such
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as SUPREM TV and MEDICI, a 2-D device simulator. Process splits for threshold
voltage adjustment implants was also simulated. Due to the higher yield of the D8-
D15 wafers, only the field threshold adjustment for those wafers was simulated in the
process simulation. Processing for devices both in and out of the N-Well region was
simulated. Results of the process simulated were compared with measured process
data. The results of the process simulation were then used to simulate devices using
MEDICI. Gate characteristic curves (Drain current vs. Gate voltage). These curves
were imported to IC-CAP, where Level 2 SPICE parameter extractions were
performed. The resulting extracted threshold voltages were then compared to the
measured threshold voltage ranges from the various wafers.
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Results
A substantial amount of information can be gathered through statistical
parameter extraction. The use of basic statistics allows this information to be
packaged into amore concise view of the overall picture and provide insight into some
of the subtleties and interactions of the fabrication process. Additionally, wafer
mapping may be used to help explain results. This method consists of plotting data
in respect to the location on the wafer, where the data was measured. One example of
this is to plot the threshold voltages, of each device measured, at the location of the
device on the wafer. This may provide insight into the effects of location on a
measured parameter. The use ofmore advanced statistical methods, not covered here,
allow correlation of factors to be performed and provide insight into the process and
its effects on the final extracted parameters. The results of this investigation into
statistical parameter extraction are described below.
Three basic statistical SPICE model decks are shown in table 1 .0. The SPICE
model decks consist of an nominal SPICE model, a +3 sigma model and a -3 sigma
model. This model deck only contains the models for the devices with the best
NMOS and PMOS VTO values, i.e. the VTO's are nearest to +1 volt for the NMOS
devices and -1 volt for the PMOS devices. The data for the devices from other wafers
can be found inAppendixE: Data Analysis.
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Model Type / SPICE VTO UO NSUB THETA
Parameter
-3 a NMOS 0.784 361.87 1.98E+16 0.0290
Nominal NMOS 1.027 510.31 2.34E+16 0.0422
+3 a NMOS 1.270 658.75 2.70E+16 0.0554
-3 o PMOS -1.745 178.09 1.46E+16 0.0762
Nominal PMOS -1.154 223.45 2.05E+16 0.1209
+3 q PMOS -0.563 268.81 2.64E+16 0.1656
Table 1.0: Statistical SPICE Model Decks
Since a normal distribution was assumed, Gaussian plots were made for each of the
SPICE parameters, and are shown inAppendixE: Data Analysis. The first two plots
are for VTO for each of the wafers D8 through D15 (D12 was not included since it
was not completely tested due to extremely poor yield). These two plots show the
variation in threshold voltage for the different device wafers. The vertical scale
indicated the yield for the different wafers. The number of test die locations per
waferwas 73, and the height of the curves is the number of good die locations divided
by 73. The difference from wafer to wafer is due primarily to the different threshold
adjustment implants the wafers received during processing (see Procedure section
above). The second plot shows the absolute value of the PMOS threshold voltages
with the NMOS threshold voltages. This is a more desirable plot, since it shows how
well the VTO curves overlap for a particular device wafer. The goal would be for the
NMOS and PMOS curves to completely overlap one another exactly in other words
be symmetrical, like +0.9 and -0.9. D10 is the closest to having the NMOS and
PMOS curves overlap as desired.
The third plot shows Gaussian plots of U0, the surface mobility of the
majority carriers. As would be expected, the U0 curves for the NMOS devices
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generally overlap one another, as do the UO curves for the PMOS devices. This
indicates that the threshold adjustment implants have very little effect on the mobility
but do determine the threshold voltage.
The remaining two extracted parameters, NSUB and THETA were not
examined in any more detail. It should be noted that a lack of good statistics
knowledge led to blindly plowing through this particular analysis work, and a more
thorough study of the extraction theory and the use of statistics to correlate process
parameter variation to extracted parameter variation should be done before repeating
this experiment and attempting to look at the resulting data in any more depth. It
should also be noted that for the purposes of creating a simple statistical model
(mean, and 3a model decks), a greater understanding of statistics is not necessary,
butwould be very helpful, especially in determining the weak points of the statistical
model and determining the source or sources ofmodel parameter variations.
The following table (Table 1.1: Comparison ofSimulation andMeasured Data)
shows a comparison of the simulation parameter values vs. the measured values. The
parameters include both process parameters such as gate oxide thickness, and SPICE
parameters, such as VTO.
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Parameter Simulation Value Stat. Match AverageMeasured Value
Gate Oxide Thickness (A) 412 A (NMOS)
400 A (PMOS)
- 413A(cr=21)
Field Oxide Thickness (A) 7630 A - 7142A(a=153)
D8 VTO (NMOS) 0.037 volts N -0.048 volts (a=0.0 19)
D9 VTO (NMOS) 0.846 volts Y 0.869 volts (0=0.086)
D10 VTO (NMOS) 1.114 volts N 1.027 volts (0=0.081)
Dll VTO (NMOS) 1.312 volts N 1.297 volts (a=0.063)
D13 VTO (NMOS) 1.312 volts N 1.228 volts (a=0.035)
D14 VTO (NMOS) 1.466 volts N 1.406 volts (a=0.043)
D15 VTO (NMOS) 1.605 volts N 1.523 volts (0=0.043)
D8 VTO (PMOS) -1.63 volts N -2.087 volts (a=201)
D9 VTO (PMOS) -0.83 volts N -1.524 volts (0=0.283)
D10 VTO (PMOS) -0.35 volts N -1.154 volts (a=0. 197)
Dll VTO (PMOS) 0.16 volts N -0.654 volts (a=0. 186)
D13 VTO (PMOS) 0.16 volts N -0.597 volts (c=0.225)
D14 VTO (PMOS) 0.71 volts N -0.057 volts (0=0.082)
D15 VTO (PMOS) 1.25 volts N 0.825 volts (a=0.323)
N-Well Xj (junction depth) 4.8 urn - 4.8 |i.m
Source/Drain Xj (NMOS) 0.22 [im - 0.40 urn
Source/DrainXj (PMOS)
JLHiIL
- 0.37 um
Table 1.1: Comparison of Simulation andMeasured Data
The measured data has sigma values given for the data range where multiple
data points were measured. The simulated VTO values for both NMOS and PMOS
were tested statistically against the mean of the measured values to see if they were
considered
"equal" (see Appendix E: Data Analysis). As can be seen by the nearly
zero p-values for the cases where the mean was not considered "equal" to the
simulated VTO, they were considered strongly not
"equal."
Only one of the tests
showed the simulated value to be considered
"equal"
to the measured value. These
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results mean that the simulations are currently not very good at predicting the mean
VTO's for the various threshold voltage adjustment implants. Improvements need to
bemade to get better correlation.
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Conclusions
Use of parameter domain statistics to analyze large amounts of extracted
SPICE parameters is a simple and illustrative technique, which can be easily adapted
to the classroom. With the use of basic statistical methods the correlation between
process variations and SPICE parameter variations may be observed. The resulting
variations in the circuit and device performance may be observed through the use of
the statistical SPICE model decks and circuit simulators.
Additionally, the use of process simulation and the ease of which process
variables may be varied, provides a fast and simple method of examining process
variations. This is particularly useful for a classroom environment, where it is not
practical to fabricate transistors in the lab. An entire three month CMOS process
may be completed in less than one hour of simulation, and for the cost of only a few
extra hours at most. Different processing parameters may be varied and simulated
devices may be examined to observe the effects of the process parameter variations.
SPICE parameter extractions may also be performed on the simulated devices. This is
also helpful before or during the manufacturing of devices in the lab.
For this particular experiment, the simulated results corresponded to the
measured results fairly well for some of the values, such as gate oxide thickness, but
very poorly for others, such as VTO. The poor correlation between simlated
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threshold voltages and measured threshold voltages for the both NMOS and PMOS
devices indicates that the simulated model requires further investigation and
refinement to produce better results. One of the parameters, which may be the cause
of some of the simulation problems is the oxide charge parameter. The value used in
simulation was purely an educated guess, and not a measured quantity. The actual
trapped oxide charge in the measured devices may be greater or less than the value
used in simulation, and thus a possible cause for differences between the two sets of
data. This value can be extracted from the plot of the gate capacitor C-V curves, but
this was not known at the time, and is suggested for future test measurement and
simulation work.
Parameter domain statistical parameter extraction is a simple tool for
illustrating the effects of process variation on individual device and circuit
performance. Ideally, it would be used on a stable process, that is relatively
consistent from lot to lot, but may also be useful during process development. In the
case of the latter, parameter domain statistical parameter extraction could help the
process engineers find processing problems, by observing variations in the statistical
device models. Trouble spots in the statistical models, such as a large variation in a
particular parameter, could then be traced back to problems with either the process it
self or problems with one or more processing steps.
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Appendix A: Test and Device Chip Designs
47
Device Chip Layout
Figure A.O: Device Chip Layout
48
Test Chip Layout
IMKU.DIDI
ijBpa mi
Figure A.l: Test Chip Layout
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Appendix B: Process Simulation Files
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Process Simulation for D11
$ TMA TSUPREM4 RIT-SCN CMOS NMOS
enhancement transistor simulation
$ DATE 3/30/92 - Moved to beavis 3-24-94
COMMENT FILENAME SCNN1.IN
$ FILES CREATED SCNN1.STR - SUPREM IV
structure file just before
$ device Vt adjustment implant
COMMENT FILES USED NONE
COMMENT CREATED BY ROB PEARSON
COMMENT EDITED BY SCOTTA HILDRETH
COMMENT PURPOSE NMOS
device ofSCN CMOS
COMMENT
S
$ 3-24-94, 1 should use LORENZO to read in the mask
information
$MASK LEVELS xxxx - opaque clear
S
$ X axis - urn 0--123456789--10--11-
12-13-14
S
S nwell
xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
xxxxxxxxxxxxxx
$ NMOS device is not in the well
$ active
xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
xxxxxx
$ fieldvt
$ only the nwell is covered, totally clear for NMOS
$ poly xxxxxxxxx
S pselect
xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
xxxxxxxxxxxxxx
$ NMOS devices covered, not implanted, PMOS
implanted
$ not pselect
S NMOS devices implanted
$ contact xxxxxxxxxxxxxxxxxxxxxxxxx
xxxxxxxxxxxxxxxx
$ metal 1
xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
$ via not simulated
$ metal2 not simulated
$ passivation not simulated
$
$ Define the grid
$
$ Note: The following "DEFINE" statement sets the grid
density for the
$ simulation. A larger value of "GDENS" gives a
denser grid.
$ A value of 1 is used for setting up the simulation; 2
is used
$ formost of the simulationwork, while values of3
or greater
$ are used to get the final answers.
OPTION NORMAL
DEFINE GDENS 1
$ Specify the horizontal grid spacings at various x values
LINE X LOCATION=0.0 SPACING=(0.2/ GDENS )
LINE X LOCATION=3.0 SPACING=(0.2/ GDENS )
LINE X LOCATION=4.0 SPACING=(05/ GDENS )
LINE X LOCATION=10.0 SPACING=(0.5/ GDENS )
LINE X LOCATIONS 1.0 SPACING=(0.1/ GDENS )
LINE X LOCATION=13.0 SPACING=(0.1/ GDENS )
LINE X LOCATION=14.0 SPACING=(0.2/ GDENS )
$ Specify the vertical grid spacings at various y values
LINE Y LOCATION=0.0 SPACING=(0.1/ GDENS )
LINE Y LOCATION=1.0 SPACING=(0.2/ GDENS )
LINE Y LOCATION=10.0 SPACING=(2.0/ GDENS
)
$ Tailor the grid to the device being simulated
S Eliminate horizontal grid lines below the active device
$ Eliminate vertical grid lines deep in the substrate
ELIMINATE COLUMNS Y.MIN=2.0
ELIMINATE COLUMNS Y.MIN=3.0
ELIMINATE COLUMNS Y.MIN=4.0
S Initialize the structure
INITIALIZE RATIO=1.5 <100> ROTSUB=0.0
BORON=0.3E16
OPTION DEVICE=X
SELECT TITLE="RITSCN CMOS -NMOS Initial
Grid"
PLOT.2D X.SIZE=0.25 Y.SIZE=0.25 X.OFFSET=2.0
Y.OFFSET=2.0 T.SIZE=0.4 +
^BOUNDARY GRID L-GRID=1 C.GRID=1
$ Initial well masking and alignment oxidation
METHOD VERTICAL
DIFFUSION TIME=10 TEMP=1000 F.O2=6.0
F.N2=1.0
DIFFUSION TIME=55 TEMPERAT=1000 F.O2=2.0
F.H2O=2.0
DIFFUSION TIME=5 TEMP=1000 F.O2=7.0
F.N2=1.0
DIFFUSION TIME=15 TEMPERAT=1000
T.FINAL=1150 F.O2=7.0 F.N2=1.0
DIFFUSION TIME=600 TEMPERAT=1150 F.N2=4.0
$ Do well photolithography (NMOS device completely
covered)
DEPOSIT PHOTORESIST THICKNESS=1.2
SELECT Z=BORON-0.3E16 TITLE="RESIST FROM
WELL LITHOGRAPHY"
PRINT.1D LAYERS X.VALUE=14.0
PLOT.2D X.SIZE=0.25 Y.SIZE=0.25 X.OFFSET=2.0
Y.OFFSET=2.0 T.SIZE=0.4 +
L.BOUND=l C.BOUND=l
$ Colors: 2-red, 3-green, 4-blue, 5-cyan, 6-magenta, 7-
yelldw, 8>=?
$ Always color the layers before drawing the contours, or
colors will fill overtop.
COLOR COLOR=5 OXIDE
COLOR COLOR=2 PHOTORES
LABEL LABEL=OXIDECMX=4Y=4COLOR=l
LEFT SIZE=0.25 RECTANGLC.RECTAN=5 +
W.RECTAN=0.5 H.RECTAN=0.5
LABEL LABEL=PHOTORESIST CM X=4 Y=5
COLOR=l LEFT SIZE=0.25 RECTANGL +
C.RECTAN=2 W.RECTAN=0.5 H.RECTAN=0.5
$ Phosphorus well implant (PH3 source)
IMPLANT PHOSPHOR DOSE=6E12 ENERGY=130
SELECT Z=LOG10(PHOSPHORUS)
TITLE="MASKING THE N-WELL IMPLANT"
PLOT.2D X.SIZE=0.25 Y.SIZE=0.25 X.OFFSET=2.0
Y.OFFSET=2.0 T.SIZE=0.4 +
L.BOUND=l C.BOUND=l
COLOR COLOR=5 OXIDE
COLOR COLOR=2 PHOTORES
LABEL LABEL=OXIDE CM X=4 Y=4 COLOR= 1
LEFT SIZE=0.25 RECTANGL C.RECTAN=5 +
W.RECTAN=0.5 H.RECTAN=0.5
LABEL LABEL=PHOTORESIST CM X=4 Y=5
COLOR=l LEFT SIZE=0.25 RECTANGL +
C.RECTAN=2 W.RECTAN=0.5 H.RECTAN=0.5
FOREACH X (12 TO 15 STEP 0.5)
CONTOUR VALUE=X LINE.TYP=3 COLOR=l
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END
ETCH PHOTORESIST ALL
$ N well drive-in/oxide growth
DIFFUSION TIME=10 TEMPERAT=1000 F.02=8
DIFFUSION TIME=26 TEMPERAT=1000 F.H20=6
DIFFUSION TIME=10 TEMPERAT=1000 F.02=8
DIFFUSION TIME=15 TEMPERAT=1000
T.nNAL=1150F.N2=4
DIFFUSION TIME=1250TEMP=1150 F.N2=4.0
DIFFUSION TIME=90 TEMPERAT=1 150
T.FINAL=800 F.N2=4.0
DIFFUSION TIME=360 TEMP=800 F.N2=4.0
SELECT Z=LOG10(BORON) TITLE="AFTER N-
WELLDRIVE-IN"
PLOT.2D X.SIZE=0.25 Y.SIZE=0.25 X.OFFSET=2.0
Y.OFFSET=2.0 T.SIZE=0.4 +
L.BOUND=l C.BOUND=l
COLOR COLOR=5 OXIDE
LABEL LABELOXIDE CM X=4 Y=4 COLOR=l
LEFT SIZE=0.25 RECTANGL C.RECTAN=5 +
W.RECTAN=0.5 H.RECTAN=0.5
FOREACH X (1 5 TO 20 STEP 0.5)
CONTOUR VALUE=XLINE.TYP=2COLOR=l
END
PRINT.1D LAYERS X.VALUE=14.0
S Etch off all the oxide
ETCH OXIDE ALL
$ Grow the pad oxide which will be under the nitride
DIFFUSION TIME=10 TEMPERAT=850 TFINAL=950
F.N2=4
DIFFUSION TIME=40 TEMPERAT=950 F.02=5.4
S Nitride deposition and field region mask
DEPOSITION NITRIDE THICKNES=0.09 SPACES=15
DEPOSIT PHOTORESIST THICKNESS=1.2
ETCH PHOTORESIST RIGHT P1.X=12.0
ETCH NITRIDE RIGHT P1.X=12.0
SELECT Z=LOG10(BORON) TITLE="JUST BEFORE
FIELD VTADJUST IMPLANT"
PLOT.2D X.SIZE=0.25 Y.SIZE=0.25 X.OFFSET=2.0
Y.OFFSET=2.0 T.SIZE=0.4 +
L.BOUND=l C.BOUND=l
COLOR COLOR=5 OXIDE
COLOR COLOR=2 PHOTORES
COLOR COLOR=3 NITRIDE
LABEL LABELOXIDE CM X=4 Y=4 COLOR= 1
LEFT SIZE=0.25 RECTANGL C.RECTAN=5 +
W.RECTAN=0.5 H.RECTAN=0.5
LABEL LABEL=NITRIDE CM X=4 Y=5 COLOR=l
LEFT SIZE=0.25 RECTANGL C.RECTAN=3 +
W.RECTAN=0.5 H.RECTAN=0.5
LABEL LABEL=PHOTORESISTCMX=4Y=6
COLOR=1 LEFT SIZE=0.25 RECTANGL +
C.RECTAN=2 W.RECTAN=0.5 H.RECTAN=0.5
FOREACH X ( 1 5 TO 20 STEP 1 .0)
CONTOUR VALUE=X LINE.TYP=3 COLOR=2
END
LABEL LABEL="BORON CONC. Iel5, lel6 etc."
CM X=4 Y=7 COLOR=l LEFT +
SIZE=0.25 LINE.TYP=2 C.LINE=1 LENGTH=0.5
PRINT. ID LAYERS X.VALUE=14.0
PRINT. ID LAYERS X.VALUE=0.0
$ Boron field implant
IMPLANT BORON DOSE=4E13ENERGY=38
PEARSON RP.EFF
SELECT Z=LOG10(BORON) TITLE="JUST AFTER
FIELD VTADJUST IMPLANT"
PLOT.2D X.SIZE=0.25 Y.SIZE=0.25 X.OFFSET=2.0
Y.OFFSET=2.0 T.SIZE=0.4 +
L.BOUND=l C.BOUND=l
COLOR COLOR=5 OXIDE
COLOR COLOR=2 PHOTORES
COLOR COLOR=3 NITRIDE
LABEL LABELOXIDE CMX=4Y=4COLOR=l
LEFT SIZE=0.25 RECTANGL C.RECTAN=5 +
W.RECTAN=0.5 H.RECTAN=0.5
LABEL LABEL=NITRIDE CM X=4 Y=5 COLOR= 1
LEFT SIZE=0.25 RECTANGL C.RECTAN=3 +
W.RECTAN=0.5 H.RCTAN=0.5
LABEL LABEL=PHOTORES 1ST CM X=4 Y=6
COLOR=l LEFT SIZE=0.25 RECTANGL +
C.RECTAN=2 W.RECTAN=0.5 H.RECTAN=0.5
FOREACH X (15 TO 20 STEP 1.0)
CONTOUR VALUE=X LINE.TYP=2 COLOR=l
END
LABEL LABEL="BORON CONC. Iel5, lel6etc."
CM X=4 Y=7 COLOR=l LEFT +
SIZE=0.25 LINE.TYP=2 C.LINE=1 LENGTH=0.5
ETCH PHOTORESIST ALL
$ Check ifgrid is fine enough to resolve implant (plot
optional)
SELECT Z=BORON-8E14
PRINT. ID LAYERS X.VALUE=14.0
PRINT.1D LAYERS X.VALUE=0.0
$ Field oxidation
METHOD COMPRESS
$
$ The initial drive-in should be in nitrogen with 0.1-0.2 %
oxygen
$
DIFFUSION TIME=15 TEMPERAT=800 F.O2=0.0055
F.N2=5.5
DIFFUSION TIME=18 TEMPERAT=800
T.FINAL=1100 F.O2=0.0055 F.N2=5.5
DIFFUSION TIME=25 TEMPERAT=1100 F.O2=0.0055
F.N2=5.5
DIFFUSION TIME=30 TEMPERAT=1 100
TFINAL=950 F.O2=0.0055 F.N2=5.5
DIFFUSION TIME=15 TEMPERAT=950 F.O2=0.0055
F.N2=5.5
DIFFUSION TIME=300 TEMP=950
F.H2O=5.0
DIFFUSION TIME=30 TEMP=950 F.N2=5.0
DIFFUSION TIME=30 TEMP=950 T.FINAL=800
F.N2=5.0
SELECT Z=LOG10(BORON)TITLE="AFTER
LOCOS"
PLOT.2D X.SIZE=0.25 Y.SIZE=0.25 X.OFFSET=2.0
Y.OFFSET=2.0 T.SIZE=0.4 +
L.BOUND=l C.BOUND=l
COLOR COLOR=5 OXIDE
COLOR COLOR=2 PHOTORES
COLOR COLOR=3 NITRIDE
LABEL LABEL=OXIDE CM X=4 Y=4 COLOR= 1
LEFT SIZE=0.25 RECTANGL C.RECTAN=5 +
W.RECTAN=0.5 H.RECTAN=0.5
LABEL LABEL=NITRIDE CM X=4 Y=5 COLOR= 1
LEFT SIZE=0.25 RECTANGL C.RECTAN=3 +
W.RECTAN=0.5 H.RECTAN=0.5
LABEL LABEL=PHOTORESIST CM X=4 Y=6
COLOR=l LEFT SIZE=0.25 RECTANGL +
C.RECTAN=2 W.RECTAN=0.5 H.RECTAN=0.5
FOREACH X (15 TO 20 STEP 1.0)
CONTOUR VALUE=X LINE.TYP=2 COLOR=l
END
LABEL LABEL="BORON CONC. Iel5, lel6 etc."
CM X=4 Y=7 COLOR=l LEFT +
SIZE=0.25 LINE.TYP=2 C.LINE=1 LENGTH=0.5
ETCH NITRIDE ALL
ETCH OXIDE THICKNESS=0. 1 1 DRY
SELECT Z=LOG 10(BORON) TITLE="AFTER
NITRIDE AND PAD OXIDE ETCH"
PLOT.2D X.SIZE=0.25 Y.SIZE=0.25 X.OFFSET=2.0
Y.OFFSET=2.0 T.SIZE=0.4 +
L.BOUND=l C.BOUND=l
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COLOR COLOR=5 OXIDE
LABEL LABELOXIDE CM X=4 Y=4 COLOR=l
LEFT SIZE=0.25 RECTANGL C.RECTAN=5 +
W.RECTAN=0.5 H.RECTAN=0.5
FOREACH X ( 1 5 TO 20 STEP 1 .0)
CONTOUR VALUE=X LINE.TYP=2 COLOR=l
END
LABEL LABEL="BORON CONC. Iel5, lel6 etc."
CMX=4 Y=5 COLOR=l LEFT +
SIZE=0.25 LINE.TYP=2C.LINE=1 LENGTH=0.5
PRINT.1D LAYERS X.VALUE=14.0
PRINT. ID LAYERS X.VALUE=0.0
$ Kooi oxidation
METHOD COMPRESS
DIFFUSION TIME=25 TEMPERAT=900 F.02=5
DIFFUSION TIME=25 TEMPERAT=900 F.02=2
F.H20=4
DIFFUSION TIME=35 TEMPERAT=900 F.02=5
SELECT Z=LOG10(BORON) +
TITLE="NMOS Isolation following Kooi oxide growth"
PLOT.2D Y.MAX=4.0 SCALE X.SIZE=0.25
Y.SIZE=0.25 X.OFFSET=2.0 Y.OFFSET=2.0 +
T.SIZE=0.4L.BOUND=1 C.BOUND=l
COLOR COLOR=5 OXIDE
LABEL LABELOXIDE CM X=4 Y=4 COLOR= 1
LEFT SIZE=0.25 RECTANGL C.RECTAN=5 +
W.RECTAN=0.5 H.RECTAN=0.5
FOREACH X (15 TO 20 STEP 1)
CONTOUR VALUE=X LINE=2
END
LABEL LABEL="BORON CONC. Iel5, lel6 etc."
CMX=4 Y=5 COLOR=l LEFT +
SIZE=0.25 LINE.TYP=2 C.LINE=1 LENGTH=0.5
$ This structure file can be used for SCN NMOS enh.
STRUCTURE OUTFILE=SCNNl.STR
STOP
$ TMATSUPREM4 RIT-SCN CMOS PMOS
enhancement transistor simulation -Part 2
$ DATE 4/9/92 Moved to beavis 3-24-94
$ FILENAME SCNP2.IN
$ FILES CREATED SCNPM.STR - MEDICI structure
file
$ FILES USED SCNP1.STR - SUPREM IV structure
file before device VT implant
S CREATED BY ROB PEARSON & Scott Hildreth
$ PURPOSE PMOS device of SCN CMOS
COMMENT
$ Use LORENZO to read in mask information
$
$ MASK LEVELS xxxx - opaque clear
$
$ x axis - um0123456789-10-11-
12-13-14
S
$ nwell
xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
xxxxxxxxxxxxxx
$ NMOS device is not in the well
$ active
xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
xxxxxx
Sfieldvt
$ only the nwell is covered, totally clear forNMOS
$ poly xxxxxxxxx
$ pselect
xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
xxxxxxxxxxxxxx
$ NMOS devices covered, not implanted, PMOS
implanted
$ not pselect
$ NMOS devices implanted
$ contact xxxxxxxxxxxxxxxxxxxxxxxxx-
xxxxxxxxxxxxxxxx
$ metal 1
xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
$ via not simulated
S metal2 not simulated
$ passivation not simulated
$
$ Initialize the structure using the structure file created in
scnnl.inp
INITIALIZE IN.FILE=SCNP1.STR SCALE=1.0
OPTION DEVICE=X
$Unmasked device THRESHOLD voltage adjustment
implant
IMPLANT BORON DOSE=2.0e12 ENERGY=35
PEARSON RP.EFF
S
$ The punchthrough implant is done at this time.
$ IMPLANT BORON DOSE=2e 12 ENERGY=35
PEARSON RP.EFF
SELECT Z=LOG10(BORON) +
TITLE="D11: VT ADJUSTMENT IMPLANT = 2.0E12"
PRINT. ID X.VALUE=14 LAYERS
PRINT. ID X.VALUE=0.0 LAYERS
PLOT.2D SCALE X.SIZE=0.25 Y.SIZE=0.25
X.OFFSET=2.0 Y.OFFSET=2.0 T.SIZE=0.4 +
L.BOUND=l C.BOUND=l
COLOR COLOR=5 OXIDE
LABEL LABEL="KOOI OXIDE AND FIELD
OXIDE" CM X=4 Y=4 COLOR=l LEFT SIZE=0.25
+
RECTANGL C.RECTAN=5 W.RECTAN=0.5
H.RECTAN=0.5
FOREACH X (15 TO 20 STEP 0.5)
CONTOUR VALUE=X LINE.TYP=3 COLOR=2
END
LABEL LABEL="BORON CONTOURS, lel5, 5el5,
lel6, etc."CM X=4 Y=5 COLOR=l +
LEFT SIZE=0.25 LINE.TYP=3 C.LINE=2 LENGTH=0.5
$ Step - Etch Off Sacrificial Oxide
ETCH OXIDE DRY THICKNESS=0. 1
$ Step - Gate Oxide Growth
METHOD VERTICAL
DIFFUSION TIME=15 TEMP=950 F.N2=4.0
DIFFUSION TIME=90 TEMPERAT=950 F.02=5.57
DIFFUSION TIME=30 TEMPERAT=950 F.N2=4.0
SELECT Z=doping
PRINT. ID LAYERS X.VALUE=0.0
PRINT.1D LAYERS X.VALUE=14.0
S Step - Polysilicon Deposition
DEPOSIT POLYSILICON THICKNESS=0.4
SPACES=20
$ Phosphorous poly doping implant (PH3 source)
S IMPLANT PHOSPHORUS DOSE=lE16
ENERGY=50 DX.MIN=1.0E-3 DY.MIN=1.0E-3
$ SELECT Z=doping
SPRINT. ID LAYERS X.VALUE=0.0
$ Anneal implant
$ DIFFUSION TIME=15 TEMP=850 F.O2=0.5
F.N2=4.0
$ SELECT Z=doping
SPRINT. ID LAYERS X.VALUE=0.0
$
$ Or use Diffusion from a Spin on Dopant source
$
$ time temp. gas flows (standard liters per minute)
$ Start End 02 N2 H20
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$ 10 950 - 4.0
$ Pull in Wet 02 with a flow of2.0
DIFFUSION TIME=20 TEMPERAT=800 TFINAL=950
INERT PHOSPHOR=1.0e20
DIFFUSION TIME=10 TEMPERAT=950 INERT
PHOSPHOR=1.0e20
DIFFUSION TIME=30 TEMPERAT=950 T.FINAL=800
WET02 PHOSPHOR=1.0e20
S
$ Step - Etch spin on dopant or oxide grown during the
anneal from poly
$
ETCH OXIDE DRY THICKNESS=.01
S
$ Do polysilicon photolithography
$ Step - Plasma Etch the Polysilicon
ETCH POLYSILICON RIGHT P1.X=2.0 P1.Y=0.5
P2.X=1.8 P2.Y=-1.0
SELECT Z=doping
PRINT.1D LAYERS X.VALUE=14.0
PRINT. ID X.VALUE=4.0 LAYERS
$
$*********** I may change this step
******************
SStep - Gate Oxide Etch Back (leave about 200-300A of
oxide to implant
$ through) - 1 didnt do this step.
j**********************************************
********
$ ETCH OXIDE OLD.DRY THICKNES=0.03
S
*******************************************
*******************************************
*****
$ Step - Pselect lithography
$
$ DEPOSIT PHOTORESIST THICKNESS=1.2
$ Pattern the resist for the implant
$ Step - PMOS D/S Implant
$
$ Species - BF2 (Diborane B2H3 source)
S
IMPLANT BF2 DOSE=1.0E15 ENERGY=55
$ SELECT Z=doping
SPRINT.1D LAYERS X.VALUE=0.0
$ ETCH PHOTORESIST ALL
S
*******************************************
*******************************************
*****
$ Step - Inverse Pselect (Nselect) lithography, Not for
PMOS devices
$
$ DEPOSIT PHOTORESIST THICKNESS=1.2
$ pattern the resist for the phosphorus (NMOS) drain
source implant
$ Step - NMOS D/S Implant
$
$ Species - P (Phosphine PH3 source)
$
$ IMPLANT PHOSPHOR DOSE=1.0E15 ENERGY=35
PEARSON RP.EFF
ETCH PHOTORES ALL
SELECT Z=doping
PRINT. ID LAYERS X.VALUE=0.0
$ Step - Thermally Grown Passivation Oxide
$
$ time temp. gas flows (standard liters perminute)
$ Start End 02 N2 H20
$ 15 900 2.0 - 2.0
$
DIFFUSION TIME=15 TEMPERAT=800 F.H2O=4.0
SELECT Z=doping
PRINT. ID LAYERS X.VALUE=0.0
SELECT Z=doping
PRINT. ID LAYERS X.VALUE=3.0
$
$ Step - Spin On Glass (SOG)
$
$ Accuglass (Allied Signal) #2995-653 211 lot#8779,
3000rpm
S HOC prebake for 30 minutes
$ 3000A ofGlass after densification
$ Densification
$ time temp. gas flows (standard liters per minute)
$ Start End 02 N2 H20
$ 30 900 2.0 - 2.0
S
DEPOSIT OXIDE THICKNESS=0.3 SPACES=5
DIFFUSION TIME=30 TEMPERAT=900 F.H2O=4.0
$ Step - Contact cut lithography, Etch Contacts
ETCH OXIDE STARTX=5.5Y=-1.0
ETCH CONTINUE X=6.0Y=1.5
ETCH CONTINUE X=10.0 Y=1.5
ETCH DONE X=10.5 Y=-1.0
SELECT Z=doping
PPJNT.1D LAYERS X.VALUE=8.0
S Step - Aluminum Deposition (0.6 microns), Sinter
DEPOSIT ALUMINUM THICKNESS=0.6
$ Step - Metal lithography, Etch metal
ETCH ALUMINUM P1.X=4.0 LEFT
SStep - Strip resist
$ Plot the final SCN PMOS structure
SELECT Z=LOG10(PHOSPHORUS) TITLE="RITSCN
CMOS - PMOS (final)"
PLOT.2D Y.MAX=2.0 X.SIZE=0.25 Y.SIZE=0.25
X.OFFSET=2.0 Y.OFFSET=2.0 +
T.SIZE=0.4L.BOUND=1 C.BOUND=l
COLOR COLOR=5 OXIDE
COLOR COLOR=4 ALUMINUM
COLOR COLOR=6 POLYSILI
LABEL LABEL=ALUMINUMCMX=14Y=3
COLOR=l LEFT SIZE=0.25 RECTANGL +
C.RECTAN=4W.RECTAN=0.5 H.RECTAN=0.5
LABEL LABEL=POLYSILICON CM X=9 Y=3
COLOR=l LEFT SIZE=0.25 RECTANGL +
C.RECTAN=6 W.RECTAN=0.5 H.RECTAN=0.5
LABEL LABELOXIDE CM X=4 Y=3 COLOR= 1
LEFT SIZE=0.25 RECTANGLC.RECTAN=5 +
W.RECTAN=0.5 H.RECTAN=0.5
FOREACH X (15 TO 20 STEP 1.0)
CONTOUR VALUE=X LINE.TYP=2 COLOR=2
END
LABEL LABEL="PHOS CONC. Iel5, lel6, lel7,
lel8, lel9, le20" CM X=4 Y=4 +
COLOR=l LEFT SIZE=0.25 LINE.TYP=2 C.LINE=2
LENGTH=0.5
SELECT Z=LOG10(BORON)
FOREACH X (15 TO 20 STEP 1.0)
CONTOUR VALUE=X LINE.TYP=1 COLOR=3
END
LABEL LABEL="BORON CONC. Iel5, lel6, lel7,
lel8, lel9, le20" CM X=4 Y=5 +
COLOR=l LEFT SIZE=0.25 LINE.TYP=1 C.LINE=3
LENGTH=0.5
$
$Now make ID plots of concentrations in the gate and
D/S regions
SELECT Z=LOG10(BORON) +
TITLE="RITSCN CMOS - PMOS device"
PLOT.1D X.VALUE=0.5 LINE.TYP=2 COLOR=2
RIGHT=2.0 BOTTOM=13 TOP=18 +
X.SIZE=0.25 Y.SIZE=0.25 X.OFFSET=2.0
Y.OFFSET=2.0 T.SIZE=0.4
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LABEL LABEL="BORONCONC."CMX=4Y=4
COLOR=l LEFT SIZE=0.25 LINE.TYP=2 +
C.LINE=2 LENGTH=0.5
SELECT Z=LOG10(PHOSPHORUS)
PLOT.1D X.VALUE=0.5 LINE.TYP=1 COLOR=3
AAXES 'CLEAR
LABEL LABEL="PHOSPHORUS CONC." CM X=4
Y=5 COLOR=l LEFT SIZE=0.25 +
LINE.TYP=1 C.LINE=3 LENGTH=0.5
S
S This MEDICI structure file can be used for modeling
SCN PMOS enh.
STRUCTURE REFLECT LEFT
STRUCTURE OUT.FILE=SCNP_Dll_M.STR
SCALE=1.0MEDICI POLY.ELE
STOP
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Figure B.O: Simulation Plot - Initial NMOS Grid
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Figure B. 1 : Simulation Plot - N-Well Resist Mask
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Figure B.2: Simulation Plot - N-Well Implant
58
LU
Crl
LU
<c
00*0
UJ
a
x
o
-i 1 1 r-
00'
V
[SUOJOIUJ) eouD-^siQ
00"8
ca
s
ru
(Si
s c
SI o
c_
00 o
rH
~*
CD
CJ
c
o
CO
ca
s>
ca
s>
s
Figure B.3: Simulation Plot - Post N-Well Drive-In
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Figure B.5: Simulation Plot - Post Field VT Adjust Implant
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Figure B.6: Simulation Plot - LOCOS
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Figure B.7: Simulation Plot - Nitride and Pad Oxide Etch
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Figure B.8: Simulation Plot - Kooi Oxide Growth
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Figure B.9: Simulation Plot - VT Adjustment Implant 2.0E+12
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Figure B. 10: Simulation Plot - Final NMOS Device Structure
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Figure B. 12: Simulation Plot - Id vs. Vg for D8 NMOS
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Figure B. 13 : Simulation Plot - Id vs. Vg for D9 NMOS
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Appendix C: Sample Parameter Extraction
Measurements
The pairs of plots below (Figures CO - C.6) show sample I-V curves before
(top) and after optimization (bottom). The measured curve is the solid line and the
simulated curve is dashed. The optimization generally improves the match between
measured and simulated curves.
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D8 NMOS Location 51: Before/After Optimization
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Figure CO: Sample D8 Id vs. Vg Curves
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D9 NMOS Location 47: Before/After Optimization
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D10 NMOS Location 60: Before/After Optimization
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Figure C.2: Sample D10 Id vs. Vg Curves
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D11 NMOS Location 23: Before/After Optimization
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Figure C.3: SampleDl 1 Id vs. Vg Curves
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D13 NMOS Location 61: Before/After Optimization
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Figure C.4: Sample D13 Id vs. Vg Curves
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D14 NMOS Location 35: Before/After Optimization
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Figure C.5: Sample D 14 Id vs. Vg Curves
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D15 NMOS Location 82: Before/After Optimization
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Appendix D: Wafer Maps
The wafer maps show the good test die locations for NMOS, PMOS, and the
combination ofNMOS and PMOS. For the NMOS and PMOS wafer maps, the good
die locations are marked with andX, and the gray areas are non-test die locations. For
the composite wafer maps, the areas marked with a P, are where only the PMOS
device was good. AnNmeans that only the NMOS device was good, and a # means
that both the NMOS and PMOS devices were good.
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Figure D.O: NMOS and PMOS Wafer Maps
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Appendix E: Data Analysis
Tables E.O and E.1 summarize the four extracted SPICE parameters, number of
good die locations, and yield for each of the wafers, D8-D15. Figure E.O shows the
Gaussian distributions for the VTO data for each wafer. This shows not only the
spread for the individual distributions, but also shows how the distributions shift
with the threshold voltage adjustment implants. Figure E.1 shows the ideal threshold
adjustment implant based upon NMOS Vt and the negative of the PMOS Vt for both
measured and simulated devices. Tables E.2 and E.3 summarize the statistical
analysis of the simulated VTO compared to the mean VTO for the measured data. The
p-value is a gauge ofhow strongly
"equal"
or "notequal"the result is. A very low p-
value for a result of "notequal"means that the simulated VTO and the mean VTO are
very "not
equal"The single
"equal"
case (D9 NMOS) can be considered fairly equal
from the p-value of 0.419.
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Wafer 8 8 8 8 8 8 8 8
Vt Dose 0 0 0 0 0 0 0 0
Field Dose 4E+13 4E+13 4E+13 4E+13 4E+13 4E+13 4E+13 4E+13
Parameter VTO VTO UO UO NSUB NSUB THETA THETA
Type NMOS PMOS NMOS PMOS NMOS PMOS NMOS PMOS
Count 14 57 14 57 14 57 14 57
Yield 0.19 0.78 0.19 0.78 0.19 0.78 0.19 0.78
Mean -0.05 -2.09 640.41 177.70 3.65E+15 3.56E+16 0.06 0.07
Sigma 0.02 0.20 27.03 12.68 1.83E+14 1.00E+16 0.00 0.02
Wafer 9 9 9 9 9 9 9 9
Vt Dose 1E+12 1E+12 1E+12 1E+12 1E+12 1E+12 1E+12 1E+12
Field Dose 4E+13 4E+13 4E+13 4E+13 4E+13 4E+13 4E+13 4E+13
Parameter VTO VTO UO UO NSUB NSUB THETA THETA
Type NMOS PMOS NMOS PMOS NMOS PMOS NMOS PMOS
Count 10 57 10 57 10 57 10 57
Yield 0.14 0.78 0.14 0.78 0.14 0.78 0.14 0.78
Mean 0.87 -1.52 463.17 214.76 4.15E+16 2.33E+16 0.01 0.16
Sigma 0.09 0.28 177.63 135.77 4.72E+16 4.17E+15 0.06 0.48
Wafer 10 10 10 10 10 10 10 10
Vt Dose 1.5E+12 1 .5E+12 1.5E+12 1.5E+12 1.5E+12 1.5E+12 1.5E+12 1.5E+12
Field Dose 4E+13 4E+13 4E+13 4E+13 4E+13 4E+13 4E+13 4E+13
Parameter VTO VTO UO UO NSUB NSUB THETA THETA
Type NMOS PMOS NMOS PMOS NMOS PMOS NMOS PMOS
Count 54 61 54 61 54 61 54 61
Yield 0.74 0.84 0.74 0.84 0.74 0.84 0.74 0.84
Mean 1.03 -1.15 510.31 223.45 2.34E+16 2.05E+16 0.04 0.12
Sigma 0.08 0.20 49.48 15.12 1.20E+15 1.98E+15 0.00 0.01
Wafer 11 11 11 11 11 11 11 11
Vt Dose 2E+12 2E+12 2E+12 2E+12 2E+12 2E+12 2E+12 2E+12
Field Dose 4E+13 4E+13 4E+13 4E+13 4E+13 4E+13 4E+13 4E+13
Parameter VTO VTO UO UO NSUB NSUB THETA THETA
Type NMOS PMOS NMOS PMOS NMOS PMOS NMOS PMOS
Count 63 53 63 53 63 53 63 53
Yield 0.86 0.73 0.86 0.73 0.86 0.73 0.86 0.73
Mean 1.30 -0.65 451.63 233.73 4.46E+16 2.37E+16 0.03 0.13
Sigma 0.06 0.19 38.63 12.20 2.49E+15 1.63E+15 0.01 0.01
Table E.O: D8-D11 SPICE I'arameter Summary
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Wafer 13 13 13 13 13 13 13 13
Vt Dose 2E+12 2E+12 2E+12 2E+12 2E+12 2E+12 2E+12 2E+12
Field Dose 4E+13 4E+13 4E+13 4E+13 4E+13 4E+13 4E+13 4E+13
Parameter VTO VTO UO UO NSUB NSUB THETA THETA
Type NMOS PMOS NMOS PMOS NMOS PMOS NMOS PMOS
Count 65 60 65 60 65 60 65 60
Yield 0.89 0.82 0.89 0.82 0.89 0.82 0.89 0.82
Mean 1.23 -0.60 500.85 256.13 3.84E+16 2.08E+16 0.04 0.13
Sigma 0.04 0.22 50.94 10.80 1.73E+15 1.82E+15 0.01 0.01
Wafer 14 14 14 14 14 14 14 14
Vt Dose 2.5E+12 2.5E+12 2.5E+12 2.5E+12 2.5E+12 2.5E+12 2.5E+12 2.5E+12
Field Dose 4E+13 4E+13 4E+13 4E+13 4E+13 4E+13 4E+13 4E+13
Parameter VTO VTO UO UO NSUB NSUB THETA THETA
Type NMOS PMOS NMOS PMOS NMOS PMOS NMOS PMOS
Count 38 32 38 32 38 32 38 32
Yield 0.52 0.44 0.52 0.44 0.52 0.44 0.52 0.44
Mean 1.41 -0.06 497.98 286.55 5.36E+16 2.57E+16 0.03 0.13
Sigma 0.04 0.08 47.67 11.59 1.74E+15 1.56E+15 0.01 0.00
Wafer 15 15 15 15 15 15 15 15
Vt Dose 3E+12 3E+12 3E+12 3E+12 3E+12 3E+12 3E+12 3E+12
Field Dose 4E+13 4E+13 4E+13 4E+13 4E+13 4E+13 4E+13 4E+13
Parameter VTO VTO UO UO NSUB NSUB THETA THETA
Type NMOS PMOS NMOS PMOS NMOS PMOS NMOS PMOS
Count 72 53 72 53 72 53 72 53
Yield 0.99 0.73 0.99 0.73 0.99 0.73 0.99 0.73
Mean 1.52 0.83 483.88 288.06 6.83E+16 3.62E+16 0.03 0.12
Sigma 0.04 0.32 75.75 10.28 3.51 E+1 5 2.05E+15 0.01 0.01
Table E.1: D13 -D15 SPICE Parameter Summary
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Enntlan VTO Plots forDI-015
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Figure E.O: Gaussian VTO Plots
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Measured Simulated
Inv. P-Vt N-Vt Difference Inv. P-Vt N-Vt Units
D8 2.09 -0.05 2.04 D8 1.63 0.037 Volts
D9 1.52 0.87 2.39 D9 0.83 0.846 Volts
D10 1.15 1.03 2.18 D10 0.35 1.14 Volts
D11 0.65 1.30 1.95 D11 -0.16 1.312 Volts
D13 0.60 1.23 1.83 D13 -0.16 1.312 Volts
D14 0.57 1.41 1.98 D14 -0.71 1.466 Volts
D15 -0.83 1.52 0.70 D15 -1.25 1.605 Volts
Measured N & Inverted P Threshold Voltages
Ideal Vt Adjustment Implant is where the two
lines cross.
D1 0 is nearly ideal.
-Inv. p-vt
N-Vt
D15
Simulated N & Inverted P Threshold Voltages
Ideal Vt Adjustment Implant is where the two lines cross.
D9 is nearly ideal.
A-
Inv. P-Vt
N-Vt
D15
Figure E. 1 : Ideal Vt Adjustment Implant Plots
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Wafer D8
NMOS PMOS
Sample Mean -0.0475 Sample Mean -2.0871
Sigma 0.0194 Sigma 0.2013
Simulated VTO 0.0370 Simulated VTO -1.6300
T2 -16.2984 T2 -17.1462
DF 13 DF 56
Significance 0.05 Significance 0.05
T(.975 Quan) 2.1604 T(.975 Quan) 2.0032
Result Means NOT Equal Result Means NOT Equal
P-Value 4.94E-10 P-Value 6.00E-24
Wafer D9
NMOS PMOS
Sample Mean 0.8689 Sample Mean -1.5243
Sigma 0.0856 Sigma 0.2828
Simulated VTO 0.8460 Simulated VTO -0.8300
T2 0.8464 T2 -18.5315
DF 9 DF 56
Significance 0.05 Significance 0.05
T(.975 Quan) 2.2622 T(.975 Quan) 2.0032
Result Means are Equal Result Means NOT Equal
P-Value 4.19E-01 P-Value 1.47E-25
Wafer D10
Sample Mean
Sigma
Simulated VTO
T2
DF
Significance
T(.975 Quan)
Result
P-Value
NMOS
1.0271
0.0811
1.1400
-10.2248
53
0.05
2.0057
Means NOT Equal
Sample Mean
Sigma
Simulated VTO
T2
DF
Significance
T(.975 Quan)
Result
3.84E-14 P-Value
PMOS
-1.1541
0.1973
-0.3500
-31.8222
60
0.05
2.0003
Means NOT Equal
2.84E-39
Table E.2: D8-D10 VTO Analysis Data
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Wafers D11 &D13
NMOS PMOS
Sample Mean 1 .2624 Sample Mean -0.6239
Sigma 0.0611 Sigma 0.2085
Simulated VTO 1.3120 Simulated VTO 0.1600
T2 -9.1777 T2 -39.9688
DF 127 DF 112
Significance 0.05 Significance 0.05
T(.975 Quan) 1.9788 T(.975 Quan) 1.9814
Result Means NOT Equal Result Means NOT Equal
P-Value 1.03E-15 P-Value 4.04E-68
WtferD14
NMOS PMOS
Sample Mean 1.4064 Sample Mean -0.0573
Sigma 0.0433 Sigma 0.0816
Simulated VTO 1 .4660 Simulated VTO 0.7100
T2 -8.4982 T2 -53.1942
DF 37 DF 31
Significance 0.05 Significance 0.05
T(.975 Quan) 2.0262 T(.975 Quan) 2.0395
Result Means NOT Equal Result Means NOT Equal
P-Value 3.18E-10 P-Value 4.97E-32
Wafer D1 5
NMOS PMOS
Sample Mean 1.5234 Sample Mean 0.8255
Sigma 0.0434 Sigma 0.3232
Simulated VTO 1.6050 Simulated VTO 1.2500
T2 -15.9518 T2 -9.5616
DF 71 DF 52
Significance 0.05 Significance 0.05
T(.975 Quan) 1.9939 T(.975 Quan) 2.0066
Result Means NOT Equal Result Means NOT Equal
P-Value 3.57E-25 P-Value 4.78E-13
Table E.3: Dll-D 15 VTO Analysis Data
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